[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Question about Manycore processor- "Tilera"
- Subject: Question about Manycore processor- "Tilera"
- From: Valdis.Kletnieks at vt.edu (Valdis.Kletnieks at vt.edu)
- Date: Tue, 06 Jul 2010 09:26:35 -0400
- In-reply-to: Your message of "Tue, 06 Jul 2010 17:09:20 +0800." <[email protected]>
- References: <[email protected]> <E187526496084D4CB1D600C33D0273C7@venus> <[email protected]>
On Tue, 06 Jul 2010 17:09:20 +0800, Adrian Chadd said:
> There's been plenty of "multi-dimensional" processor interconnects over the
> years. You should do some further research. :)
The original poster totally failed to answer the single biggest unasked
question - "What problem are you trying to solve with a Tilera?". There's
large classes of problems that will run much better on a Tilera chipset. And
there's plenty of workloads that will totally suck on that hardware.
1K cores on a chip. All hanging off one memory interconnect. I think
that about says it all right there.
> (hypercube-connected O2000, anyone?)
No thanks, I got like a half dozen of their ilk already.
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 227 bytes
Desc: not available
URL: <http://mailman.nanog.org/pipermail/nanog/attachments/20100706/9d1b8896/attachment.bin>