[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[ale] Cache misses
- Subject: [ale] Cache misses
- From: mmacumbe at pigseye.kennesaw.edu (Matthew Macumber)
- Date: Fri Apr 23 20:33:30 2004
- In-reply-to: <[email protected]>
- References: <[email protected]>
On April 23, 2004 03:00 pm, Christopher Fowler wrote:
> Is there a way I can get the number of cache misses?
>
Cachegrind, a Valgrind front end will give, along with other things:
L1 instruction cache reads and misses;
L1 data cache reads and read misses, writes and write misses;
L2 unified cache reads and read misses, writes and writes misses.
And since one instruction cache read is performed per instruction executed,
you can find out how many instructions are executed per line, which can be
useful for traditional profiling and test coverage.
-Matthew